SOLVED: DESIGN SCHEMATIC for D flip flop: Use only the cells you have already constructed to design a latch; and use two latches to build a CMOS D flip-flop schematic in Cadence. Design the two latches as separate cells and then place them together to form the flip-flop. You can use one of the larger inverters in one or more places in the flip flop if it gives you a faster design. Rules: Assume the flip-flop is clocked and can be asynchronously reset. Reset can be active low